TYP EXT GA VER VER

STW52NK25Z
N-CHANNEL 250V - 0.033Ω - 52A TO-247
Zener-Protected SuperMESH™ MOSFET
Table 1: General Features Figure 1: Package
TYPE V R I PwDSS DS(on) D
STW52NK25Z 250 V < 0.045 Ω 52 A 300 W
TYPICAL R (on) = 0.033 ΩDS
EXTREMELY HIGH dv/dt CAPABILITY
100% AVALANCHE TESTED
GATE CHARGE MINIMIZED
VERY LOW INTRINSIC CAPACITANCES
3
2VERY GOOD MANUFACTURING
1
REPEATIBILITY
TO-247
DESCRIPTION
The SuperMESH™ series is obtained through an
extreme optimization of ST’s well established
strip-based PowerMESH™ layout. In addition to
pushing on-resistance significantly down, special
Figure 2: Internal Schematic Diagram
care is taken to ensure a very good dv/dt capability
for the most demanding applications. Such series
complements ST full range of high voltage MOS-
FETs including revolutionary MDmesh™ products.
APPLICATIONS
HIGH CURRENT, HIGH SPEED SWITCHING
DC CHOPPERs
IDEAL FOR OFF-LINE POWER SUPPLIES,
ADAPTORS AND PFC
Table 2: Order Codes
SALES TYPE MARKING PACKAGE PACKAGING
STW52NK25Z W52NK25Z TO-247 TUBE
Rev. 2
November 2004 1/10
STW52NK25Z
Table 3: Absolute Maximum ratings
Symbol Parameter Value Unit
V Drain-source Voltage (V = 0) 250 VDS GS
V Drain-gate Voltage (R = 20 kΩ) 250 VDGR GS
V Gate- source Voltage ± 30 VGS
I Drain Current (continuous) at T = 25°C52 AD C
I Drain Current (continuous) at T = 100°C 32.76 AD C
I ( ) Drain Current (pulsed) 208 ADM
P Total Dissipation at T = 25°C 300 WTOT C
Derating Factor 2.38 W/°C
V Gate source ESD(HBM-C=100pF, R=1.5KΩ) 6000 VESD(G-S)
dv/dt (1) Peak Diode Recovery voltage slope 4.5 V/ns
T Operating Junction Temperature -55 to 150 °Cj
T Storage Temperaturestg
( ) Pulse width limited by safe operating area
(1) I ≤52A, di/dt ≤200A/µs, V ≤ V , T ≤ TSD DD (BR)DSS j JMAX.
Table 4: Thermal Data
Rthj-case Thermal Resistance Junction-case Max 0.42 °C/W
Rthj-amb Thermal Resistance Junction-ambient Max 30 °C/W
T Maximum Lead Temperature For Soldering Purpose 300 °Cl
Table 5: Avalanche Characteristics
Symbol Parameter Max Value Unit
I Avalanche Current, Repetitive or Not-Repetitive 52 AAR
(pulse width limited by T max)j
E Single Pulse Avalanche Energy 500 mJAS
(starting T = 25 °C, I = I , V = 50 V)j D AR DD
Table 6: GATE-SOURCE ZENER DIODE
Symbol Parameter Test Conditions Min. Typ. Max. Unit
BV Gate-Source Breakdown Igs=± 1mA (Open Drain) 30 VGSO
Voltage
PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES
The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device’s ESD capability,
but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In
this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device’s
integrity. These integrated Zener diodes thus avoid the usage of external components.
2/10
STW52NK25Z
ELECTRICAL CHARACTERISTICS (T =25°C UNLESS OTHERWISE SPECIFIED)CASE
Table 7: On/Off
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V Drain-source I = 1 mA, V = 0 250 V(BR)DSS D GS
Breakdown Voltage
I Zero Gate Voltage V = Max Rating 1 µADSS DS
= 0)Drain Current (V V = Max Rating, T = 125 °C 50 µAGS DS C
I Gate-body Leakage V = ± 20V ±10 µAGSS GS
Current (V = 0)DS
V Gate Threshold Voltage V = V , I = 150 µA 3 3.75 4.5 VGS(th) DS GS D
R Static Drain-source On V = 10V, I = 26 A 0.033 0.045 ΩDS(on) GS D
Resistance
Table 8: Dynamic
Symbol Parameter Test Conditions Min. Typ. Max. Unit
g (1) Forward Transconductance V = 15 V I = 26 A 25 Sfs DS , D
C Input Capacitance V = 25V, f = 1 MHz, V = 0 4850 pFiss DS GS
Output Capacitance 855 pFCoss
Reverse Transfer 222 pFCrss
Capacitance
C (3) Equivalent Output V = 0V, V = 0V to 200 V 720 pFoss eq. GS DS
Capacitance
t Turn-on Delay Time V = 125V, I = 26 A 40 nsd(on) DD D
Rise Time 75 nst R =4.7Ω V = 10 Vr G GS
Turn-off Delay Time 115 nst (see Figure 17)d(off)
Fall Time 55 nstf
Q Total Gate Charge V = 200 V, I = 52 A, 160 nCg DD D
Gate-Source Charge 32 nCQ V = 10Vgs GS
Gate-Drain Charge 87 nCQgd
Table 9: Source Drain Diode
Symbol Parameter Test Conditions Min. Typ. Max. Unit
I Source-drain Current 52 ASD
Source-drain Current (pulsed) 208 AI (2)SDM
V (1) Forward On Voltage I = 52 A, V = 0 1.6 VSD SD GS
t Reverse Recovery Time I = 52 A, di/dt = 100A/µs 285 nsrr SD
Q Reverse Recovery Charge V = 100 V, T = 25°C 0.285 µCrr DD j
Reverse Recovery Current 2 AI (see Figure 18)RRM
t Reverse Recovery Time I = 52 A, di/dt = 100A/µs 336 nsrr SD
Reverse Recovery Charge 0.37 µCQ V = 100 V, T = 150°Crr DD j
Reverse Recovery Current 2.2 AI (see Figure 18)RRM
Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C is defined as a constant equivalent capacitance giving the same charging time as C when V increases from 0 to 80%oss eq. oss DS
V .DSS
3/10STW52NK25Z
Figure 3: Safe Operating Area Figure 6: Thermal Impedance
Figure 4: Output Characteristics Figure 7: Transfer Characteristics

Figure 5: Transconductance Figure 8: Static Drain-source On Resistance
4/10STW52NK25Z
Figure 9: Gate Charge vs Gate-source Voltage Figure 12: Capacitance Variations
Figure 10: Normalized Gate Thereshold Volt- Figure 13: Normalized On Resistance vs Tem-
age vs Temperature perature
Figure 11: Source-Drain Diode Forward Char- Figure 14: Normalized BVdss vs Temperature
acteristics
5/10STW52NK25Z
Figure 15: Avalanche Energy vs Starting Tj
6/10STW52NK25Z
Figure 16: Unclamped Inductive Load Test Cir- Figure 19: Unclamped Inductive Wafeform
cuit
Figure 17: Switching Times Test Circuit For Figure 20: Gate Charge Test Circuit
Resistive Load
Figure 18: Test Circuit For Inductive Load
Switching and Diode Recovery Times
7/10STW52NK25Z
TO-247 MECHANICAL DATA
mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
A 4.85 5.15 0.19 0.20
A1 2.20 2.60 0.086 0.102
b 1.0 1.40 0.039 0.055
b1 2.0 2.40 0.079 0.094
b2 3.0 3.40 0.118 0.134
c 0.40 0.80 0.015 0.03
D 19.85 20.15 0.781 0.793
E 15.45 15.75 0.608 0.620
e5.45 0.214
L 14.20 14.80 0.560 0.582
L1 3.70 4.30 0.14 0.17
L2 18.50 0.728
øP 3.55 3.65 0.140 0.143
øR 4.50 5.50 0.177 0.216
S5.50 0.216
8/10STW52NK25Z
Table 10: Revision History
Date Revision Description of Changes
29-Oct-2004 1 First Relase
22-Nov-2004 2 Final datasheet
9/10STW52NK25Z
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
10/10